ABSTRACT Inductive wireless Power Transfer (IPT) is a promising technology for remote powering of a wide variety of applications of electronic devices. To design IPT systems with the highest power transfer efficiency and the maximal robustness to coupling factor variations between transmitter and receiver of printed spiral coils (PSCs), high quality factors (Q-Factor) of the utilized PSCs are required. Designing PSCs with high Q-Factor is limited by the eddy current, the proximity effect, and parasitic losses. In this paper, PSC parasitic losses are carefully analyzed and specific design solutions are proposed. Genetic algorithm optimizations are developed to accommodate the proposed design solutions in minimizing losses. Single and multiple layer variable width PSCs are optimally designed with eddy current and proximity effect losses minimized. The designed PSCs are fabricated and experimental measurements are performed. The validity of the proposed approach to largely improve both IPT efficiency and robustness are confirmed. Using multiple coil layers, the robustness to axial and lateral coupling variations between coils is highly improved. For a triple-layer PSC design case, up to 3.5-fold improved robustness are obtained in reference to conventional IPT systems. Compared with the previous state of the art IPT topologies, the highest Figure- of-Merit value is obtained using the proposed design solutions.
I. INTRODUCTION
Inductive Power Transfer (IPT) is the most commonly used technique to wirelessly deliver power to particular electronic devices. This technique is based on magnetic coupling between a secondary remote coil and a primary coil that is driven by an alternating current. Both primary and secondary coils are usually implemented using Printed Spiral Coil (PSC) technology. Over the last several decades, many research works with respect to inductive powering have been published [1] , [2] . IPT has extensively been used for remote powering of implantable medical devices [3] , [4] . In addition, IPT applications are extended to many added value applications, such as self-powered wireless sensors, which are notably difficult to implement via hard-wired powering or battery replacement and maintenance. Moreover, inductive powering has gained significant interest for wireless battery charging applications of all types of mobile devices, such as digital cameras and laptop computers [5] . Recently, inductive powering has also been extended to many electric vehicle applications [6] .
In spite of the widespread use of IPT technology, several challenges remain. The primary concern is how to design systems capable to deliver sufficient power to the receiver with maximal power transfer efficiency (PTE) and maximal robustness to coupling and quality factor variations caused by possible axial and lateral misalignments between the transmitter and receiver coils [7] .
A significant amount of research has been proposed to improve the IPT systems' efficiency and robustness to coupling factor variations. However, many of the proposed approaches add significant complexity to the system or employ coils with large surface area, which are usually not recommended for many applications. For example, in [8] , a compact, magnetically coupled wireless power transfer using a Planar Archimedean Coil (PAC) is implemented. The investigated geometry combines conventional planar aligned and anti-aligned coils in a single Archimedean layout, resulting in a quality factor (Q) two times that of a conventional coil. Although the added surface area occupied by the geometry, a small robustness improvements are shown because the inductive transferred power obtained for this study is drastically reduced, when the secondary coil is misaligned within 13 mm from the center of the primary. In [9] , advanced control loop solutions are employed to compensate resonance frequency variations of either primary or secondary coils and to make both circuits resonate at the same operating frequency. Although such an approach is effective in improving the IPT robustness, it is highly complex to implement and calibrate. Other approaches to improve the IPT robustness to coils misalignment involve increasing the coils' diameters, as adopted in [10] and [11] , or ignoring the size and weight limitation [12] . However, such approaches are not applicable in practice because of the generally limited space of secondary coils for many applications. The same concern is faced in [13] , where the IPT robustness is improved by employing additional coils either at the primary or the secondary sides. The problem of adding such coils is the added surface area required for their implementation, particularly at the receiver side [14] . An alternative approach to improve IPT robustness without excessively increasing the surface area was proposed in [15] . In this approach, single layer and double layer variable width square PSC topologies are introduced to compete with the traditional single layer uniform geometries. Higher robustness has been demonstrated using double layer PSCs. However, the obtained improvements are limited because of many parasitic losses that were not considered in optimizing the different PSCs design. Such parasitic losses are carefully evaluated in [16] taking into account the skin and proximity effects, the eddy current and the particular geometric parameters characterizing the spiral coils that are shown to have a direct impact on increasing parasitic coil losses.
Aiming for the highest IPT performance targeting a particular biomedical implant sensor originally studied in [17] , this paper presents an approach for optimally designing IPT systems. The proposed approach maximizes the use of surface area and provides high efficiency and robustness performances. Proceeding from the parasitic current analysis studied in [16] , a particular geometric design solution is investigated to minimize coil losses. Genetic Algorithm (GA) optimizations [18] will be subsequently developed to optimally design single and multiple layer variable width PSCs of both transmitter and receiver coils with parasitic losses minimized. The designed PSCs are subsequently fabricated on printed circuit boards (PCBs) using 0.035 mm copper and FR4 Epoxy substrate. Through experimental measurements, the effectiveness of our proposed design approach will be demonstrated. For quantitative comparisons in reference with the previous state of art strategies, a Figure-of-Merit (FoM) parameter is introduced. The FoM is used to evaluate the IPT performance considering the power transfer efficiency, the quality factors of the coils and the occupied surface area. An optimally designed triple-layer IPT structure will be shown to provide the highest FoM value. Moreover, using our design approach, improved IPT robustness to axial or lateral coupling variations between the transmitter and receiver coils is observed with increasing PSC layers.
The paper is organized as follows: the next section introduces a theoretical background for the design of single, double and triple-layer variable width square coil topologies. In section III, appropriate design solutions are proposed to minimize the PSC parasitic losses. Section IV presents GA optimizations of single and multiple layer variable width PSCs minimizing losses. Experimental characterizations of the optimized coils are given and the IPT performance results are discussed and compared in section V. The last section presents the paper's conclusions and highlights the most important results.
II. MATHEMATICAL MODELING OF THE PROPOSED VARIABLE WIDTH SQUARE COILS GEOMETRIES
The IPT performance is directly connected to the transmitter and receiver PSCs quality factors Q [19] . Higher Q values result in better coils' performances. In [19] , a variable stripwidth coil is shown to improve the Q-factor of radio frequency integrated inductors; the metal width of each turn of the coil is optimized, while the turn-to-turn spacing is kept constant. In this paper, variable width PSC topologies are proposed and more flexibility is given to the width and the interspacing between two consecutive turns of the coils to be both optimized. The proposed topology is shown in Fig. 1a . In this figure, each turn of the coil is defined by a width w t i and a spacing between two adjacent turns s t i evaluated according to the following equations.
where α t i is a weighing coefficient assigned to each turn of the coil. At low frequency, the analytical formulation characterizing coils' Q-factor is defined as follows [20] .
where R ac represents the AC series resistance, and L is the inductance of the coil. Using coils with single, double and multiple layers topologies, the resistance R ac and the inductance L parameters are evaluated as shown next. 
A. SINGLE LAYER TOPOLOGY
The inductance L of a single layer variable width square spiral coil is as follows [21] :
where n is the total number of turns; the fill factor ϕ and d avg are determined as follows:
where d o and d i are the coils' outer diameter and inner diameter respectively. For a variable width square coil, the AC series resistance R ac is given by (5) considering only the skin effect losses.
where δ: skin depth δ = √ ρ c /π · µ · f ; t c : conductor thickness; f : frequency; µ: permeability constant µ = µ r µ 0 ; µ r relative permeability of the conductor; the DC resistance of each turn 'R dc t i ' of the coil is defined as
where ρ c : metal resistivity, l t i and w t i represent the conductor length and the metal width of each turn, respectively.
B. STACKED COILS: DOUBLE AND MULTIPLE LAYER TOPOLOGIES
The double layer variable width square coil is shown in Fig. 1b , where the top and bottom layer coils are connected in series. The equivalent inductance of this structure is obtained per (7) . This equation is obtained assuming two equal series inductances (L Bottom = L Top = L single ) with a coupling coefficient k ≈ 1 between them [22, 23] .
The R ac resistance of a double layer PSC is equal to the resistance of two single square coils connected in series as given in (8) .
Thus, the Q-factor for a stacked double layer PSC is defined by (9), considering only the skin effect losses and without considering any other resistive or capacitive parasitic effects.
Consequently, deriving the same analysis with the same assumptions, the resistance, inductance and quality factor of a PSC with N Layers stacked layers are calculated as follows [22, 23] :
Theoretically, according to equations (10) to (12), the quality factor of a N Layers PSC is enhanced, N Layers times its single layer value. However, this enhancement has never been verified in practice because of the simplistic assumptions used. In fact, significant inductance improvements are obtained in [24] when double layer coils are employed. Nevertheless, the quality factor of the obtained double layer coils did not improve N Layers times as expected theoretically. This weak improvement has also been shown experimentally in [15] , where only a slight increase (11 %) of double layer PSC quality factors is observed instead of the 2-fold improvement theoretically expected. The gap between theoretical and experimental results is caused by the presence of the following parasitic effects: (1) parasitic capacitance between the adjacent conductors, (2) capacitive coupling between the two metal layers [25] and (3) eddy current and proximity effect of the coils. To achieve better benefit from the increasing PSC coil layers, all these parasitic effects should be minimized. However, although capacitance effects (1) and (2) do exist, their influence is negligible because the operating frequency is well below the coils' self-resonant frequency [26] . In contrast, parasitic eddy current and proximity effect losses may have a strong impact. A special attention is given in the next section to analyze and minimize these parasitic losses. 
III. MINIMIZING PSC PARASITIC LOSSES: PROPOSED DESIGN SOLUTIONS
In this section, HFSS FEM simulations are implemented to investigate the impact of particular geometric parameters on PSC losses (Notably, the effect of the spacing 's', the width 'w', the inner diameter size 'd i ' and a number of coils turns). Design solutions minimizing such losses are then discussed.
A. MINIMIZING PROXIMITY EFFECTS
The proximity effect is caused by magnetic fields of currents flowing in nearby conductors. Because of the complexity of the analytic modeling of this phenomenon, 3-D finite-element numerical simulations are performed in [16] to analyze the surface current distributions of PSCs with different geometric parameters. The proximity effect is found to be prevalent, particularly when the spiral conductors of the coils are very close to each other (w/s>1). This effect results in non-uniform currents distribution within the different PSC conductors, leading to higher winding resistance at a higher frequency [27] . By increasing the spacing between conductors and decreasing the metal width (w/s ≤ 1), proximity effects are extremely minimized. Therefore, PSC designs with small (w/s) ratios are recommended to minimize proximity effect losses.
B. EDDY CURRENT MINIMIZATION
Eddy currents are mainly localized in the innermost turns. Removing some of these innermost turns would minimize these losses as recommended by many previous studies [28] , [29] . However, the original inductance of the coils may be significantly reduced, leading to potential quality factor degradation. Therefore, we propose to derive simple and effective rules that can be pursued in the design of square spiral coils, such that eddy current losses are minimized without overly sacrificing the original values of coil inductance. Removing some of the innermost turns are equivalent to using an appropriate value of the coil inner diameter d i . To analyze the impact of d i on Q-factor improvements, different PSCs with outer diameter sizes ranging from 20 to 50 mm are simulated for both (w/s ≤ 1) and (w/s>1) cases. 
interval is found to ensure an acceptable tradeoff between coil Q improvements and L deteriorations. Suppose the value of d i is optimally fixed within the proposed range (d io ); the exact number of turns to be omitted N o is obtained using equation (13) .
where di o is the selected optimal size of inner diameter, s is the interspace between two adjacent conductors and w is the metals' width size.
IV. DESIGN OPTIMIZATION APPROACH MINIMIZING PSC LOSSES
To achieve the highest IPT performance targeting a particular electronic device, both receiver and transmitter single, double and triple-layer variable width square coils are optimally designed with eddy current and proximity effect losses minimized. The studied particular device case is a biomedical electronic implant that was originally presented in [17] . The coils are designed for 1W target power level. For this purpose, Genetic Algorithm (GA) optimizations were developed, taking into account the recommended design con-
). For more details regarding how the GA geometric optimizations are implemented, one can refer to [18] . Performing GA, optimized designs of single, double and triple-layer variable width PSCs are determined with parasitic losses minimized. Such optimized designs are referred to as 'case 2' designs. The performance improvements obtained for 'case 2' are analyzed using HFSS-FEM numerical simulations in comparison with 'case 1' optimizations, which are implemented without enforcing the recommended design constraints (we assigned d i = s t 1 for 'case 1'). For both configurations cases, simulated results for Q and L are obtained in Fig. 3 for all optimized receiver PCSs (d o is fixed to 23 mm for the receiver). This figure clearly shows that Q factors improve for all topology cases (comparing Figs. 3a and 3b ), when we move from 'case 1' to 'case 2' optimizations. Such improvement comes at the expense of the minor inductance degradation comparing Fig. 3c results to Fig. 3d . The highest Q improvements are shown for the triple-layer topology. For example, at 13.56 MHz operating frequency (Fig. 3b) , the Q factor increased from 130 for single layer and reaches 180 employing three layers, representing approximately 47 % Q factor improvements. This result confirms that using 'case 2', clear improvements of the Q factors of the coils are correlated with increasing number of PSC layers. The accuracy of the analytical model provided in section II is also evaluated comparing Q factors analytical values (Equations (1)- (12)) to the simulation results shown in Figs. 3a-b . The obtained results are given in Fig. 4 for all 'case 1' and 'case 2' optimized single, double and triple-layer receiver PSCs. Referring to this figure, significant differences between numerical and analytical results are shown in 'case 1' (Figs4a-e) . This disparity is explained by the eddy current and proximity effect that are not considered in the analytical formulation. Hence, substantial differences between the simulation and the analytical results are observed, particularly for increasing frequency values. However, constraining d i was implemented in case 2 (Fig.4.b-f) , resulting in the highly improved accuracy of the analytical calculations. For the two-layer case, the errors between numerical and analytical results are reduced from 55 % (case 1) to only 5 % (case 2) at the 13.56 MHz operating frequency when resistive losses are minmized. The same aspect is observed for three layers PSC where, a sufficient accuracy is obtained when proposed design rules are used. Nevertheless, because of the parasitic capacitance effects between adjacent conductors and between multiple coils, increasingly large deviations at higher frequencies are observed for case 2 comparing analytical to numerical simulation results (Fig 4d, f) . Such effects were not taken into account in our analytic model because their influence is assumed to be negligible at the operating frequency. Such assumptions are no more valid for higher frequency. This explains the deviations between numerical and analytical results for higher frequencies and for increasing coil layers. Further improvements of the analytical model considering the parasitic capacitances effects can bring great outcomes at higher frequencies.
V. EXPERIMENTAL VALIDATON
To confirm the outperformance of 'case 2' optimizations compared to 'case 1', experimental measurements are performed. For this aim, both receiver and transmitter PSCs, designed using the GA optimization approach for both 'case 2' (di ⊂ [ geometric paramters are used for one layer, two layers and three layers structures. The fabricaed PSCs characteristic parameters are measured utilizing a two-port VNA network analyzer. The network analyzer is calibrated and cable influence are removed by applying the short-open-load calibration method by means of standard calibration kits [30] . The performance in terms of wireless power transfer efficiency and robustness of multiple IPT systems implementing different transmitter and receiver PSC topologies is experimentally evaluated thereafter.
A. MEASURING PSCS PARAMETERS
As shown in Fig. 6 .a, the S-parameters of the fabricated PSCs are measured from 1 to 20 MHz using a two port vector network analyzer. The S-parameters are then converted into Z-parameters (Z 11, Z 12 , Z 21 , Z 22 ) using a dedicated MATLAB script [18] . Adopting (14) , the inductance L, the quality factor Q and the series resistance R ac for each individual PSC are obtained as follows [31] :
The The highest Q-factor improvements are granted to the triple-layer PSC topology. At 13.56 MHz operating frequency, the obtained quality factor for a triple-layer topology is Q = 117.5 for 'case 1'. This value increases to Q = 176.9 when 'case 2' is used. This represents almost 51 % Q-factor improvements. These important experimental results clearly show the strong impact of minimizing parasitic losses and confirm our expectations to improve coils quality factors when the proposed design solutions are implemented ('case 2').
B. MEASURING INDUCTIVE LINK PERFORMANCES
Next, the performances in terms of PTE and robustness of multiple IPT systems implementing different transmitter and receiver PSC topologies are experimentally evaluated. First, inductive power transfer efficiency values are obtained when perfect alignment is ensured. The IPT robustness to coupling variations between transmitter and receiver coils are then tested by measuring the PTE degradations for axial displacements and for both horizon-VOLUME 6, 2018 tal and vertical lateral misalignments for all fabricated PSCs.
1) INDUCTIVE POWER TRANSFER EFFICIENCY MEASUREMENTS FOR PERFECT ALIGNMENT
As shown in Fig. 6b , perfect alignment is first ensured between the primary and secondary coil with 10 mm separation distance between the coils. For a given transmitter and receiver, the PSCs parameters are measured, and Q-factors are later obtained (Q 1 for the transmitter and Q 2 for the receiver). The coupling factor k 12 between the transmitter and receiver coils is calculated using (16) . The maximum inductive power transfer efficiency PTE from source to load is then obtained using equation (15) as studied in [20] .
where the coupling factor k 12 between the transmitter and receiver PSCs is calculated using (16) [18] .
For diffrent optimized single, double and triple-layer variable width transmitter and receiver PSCs, the IPT efficiency values are obtained in Fig. 8 for both 'case 2' and 'case 1' configurations. Clear IPT efficiency improvements are confirmed for 'case 2'. The highest IPT efficiency is experimented when triple-layer variable width coils are used (Fig. 8b, ' case 2' three layer, η 12 = 90.04 % at 13.56 MHz). This represents 21.6 % power efficiency improvements in reference with a standard topology as optimized in [15] (η 12 = 74 %).
2) IPT ROBUSTNESS TO COUPLING FACTORS VARIATIONS BETWEEN TRANSMITTER AND RECEIVER COILS
Many previous studies investigated inductive coupling assuming perfect alignment between transmitter and receiver PSCs. However, such assumptions are not totally applicable for many application cases where possible movements of the device may lead to axial and lateral movements of the device may lead to axial and lateral misalignments between the primary and secondary coils. In this section, power transfer efficiency degradations caused by axial and lateral misalignment between the transmitter and receiver PSCs are experimentally tested for all topologies being intially optimized with a perfect alignment for 'case 2' in comparison with 'case 1'. Figure 9 shows the obtained degradation results for axial displacement (axial distance d varying from 10 to 30 mm). This figure clearly shows that lower performance degradations and higher robustness are always obtained when 'case 2' is used for all design cases. Power transfer efficiency degradations are also experimented for lateral horizontal and lateral vertical misalignment per x-axis (d = 10 mm and x varying from 0 to 20 mm) and y-axis (d = 10 mm and y varying from 0 to 20 mm). Almost the same performance degradations patterns are observed for such horizontal and vertical misalignments. For maximal axial displacement d = 30 mm, the maximum power efficiency degradations and robustness gain improvements, comparing 'case 1' to 'case 2' are reported in Table II . The same indicators are also reported for maximal lateral displacements x=20 mm and for y=20mm. Using table II, clear IPT robustness improvements comparing 'case 1' to 'case 2' are observed for all design cases. The highest degradation values are shown for single layer coil topology optimized for 'case 1'. In this case, the PTE values η 12 , degraded to η 12 = 17 % for maximal axial displacements d=30mm, and η 12 = 20 % for maximal lateral misalignments x=20 mm and y=20 mm. The worst design case is selected as a reference case as it has similar performances in comparison to traditional standard single-layer topology, as optimized in [15] . Comparatively with this reference case, inductive links designed by enforcing the proposed design solutions ('case 2') are 1.58, 2.52 and 1.5 times more robust to maximal d, x and y, respectively, when the double-layer topology is used. The robustness improvements are better implemented at triple-layer topology with IPTs as 2.52, 3.52 and 2.25 times more robust to the same d, x and y, respectively. Such improved IPT robustness is due in part to Q and L performance enhancements achieved when multiple layer PSCs are designed with losses minimized. The improved IPT robustness is in another part due to the mutual inductance improvement between the primary and secondary PSCs when multiple layers are used. Indeed, mutual inductance values are measured for the different designed cases and improved mutual inductance between the primary and secondary coils are obtained for increasing PSC layers. The highest mutual inductance improvement of 54 % is shown for the triple-layer PSC topology minimizing losses. This finding confirms the effectiveness of our proposed approach to use variable width multiple layer PSC topologies in minimizing losses ('case 2') to substantially improve IPT robustness compared with traditional single layer coils.
3) COMPARATIVE ANALYSIS WITH THE STATE OF THE ART SOLUTIONS IMPLEMENTED TO IMPROVE IPT ROBUSTNESS
Various techniques have been proposed in the literature to improve IPT robustness and efficiency values. However, few studies have reported all of their system specifications. Accordingly, for comparative analysis, we considered only the references that have provided full PSC characteristics together with the results performance. For fair comparison with previous state of art strategies, a Figure-of-Merit (FoM) parameter [30] , formulated by (17) , was evaluated in terms of IPT efficiency, both primary and secondary PSC inductance (L 1 , L 2 ), quality factors (Q 1 , Q 2 ) and occupied areas (A 1 , A2).
In (17), η 12 defines the IPT efficiency and Avg( L.Q A ) represents the product of the average primary and secondary PSC quality factors (Q = (Q 1 + Q 2 )/2) times the average inductance (L = (L 1 + L 2 )/2) divided by the average occupied area (A = (A 1 + A 2 )/2). The higher the FoM, the better the approach implemented to design IPT system (maximal inductance 'L' and quality factor 'Q' with minimal occupied area 'A(mm 2 )'. Table III [9] to compensate resonance frequency variations of the primary PSC. Such a method requires additional control modules, thus increasing the system size and complexity. Comparatively, our triplelayer IP design has the highest FoM value because of its simplicity and its capability to provide the highest inductance density without adding excessive complexity. This finding demonstrates that our approach to optimize PSCs with multiple layers and minimized parasitic losses is a successful method that strikes a good balance between high IPT efficiency and occupied area.
VI. CONCLUSIONS
Designing IPT systems with high power transfer efficiency and maximal robustness to coupling factor variations between a transmitter and receiver requires high Q-factor and high coupling factor of the utilized PSCs. To design PSCs with high Q-factors, metal losses, such as eddy current and proximity effects, should be minimized. In this paper, geometric design solutions were proposed to minimize these parasitic losses. The GA optimization approach was later implemented to design single, double and multiple-layer variable width PSCs with losses minimized. The designed PSCs were fabricated on printed circuit boards (PCBs), and experimental measurements were performed to evaluate the performance, in terms of power transfer efficiency and robustness to coupling factor variations, of multiple IPT systems implementing different transmitter and receiver PSC topologies. The highest performance improvements are obtained using triplelayer variable width PSCs, where 21.6 % transfer power efficiency enhancement was observed and up to 3.5 times higher robustness to coupling factor variations was obtained in comparison with conventional IPT systems. Finally, a Figureof-Merit (FoM) parameter was introduced to compare our proposed approach with the previous state of the art solutions from the literature. It was shown that comparatively speaking, our approach has the highest FoM value, as it is capable of providing the highest PSC inductances and quality factor values without scarifying the occupied area. His main research interests include multi-core and multi-processor systemon-chip, energy efficient computing of battery operated portable devices, inductive data and power transfer for implantable medical devices, hybrid electric energy storage for electric vehicles and renewable energy systems, and system level modeling and optimization for smart grid and data centers. 
